var fDesc=new Array();
fDesc[0] = "Synopsys Synplify Pro ME is a synthesis tool integrated into Libero SoC and Libero IDE, enabling you to target and fully optimize your HDL design for any Microsemi device. It includes features such as:<br /> - Integrated Module Generation and Mapping<br /> - SCOPE Multi-Level Design Constraints<br /> - Language-Sensitive Editor<br /> - Advanced Register Detection<br /> - Hierarchy Browser Display<br /> - TCL Scripting<br /> - HDL Analyst Solution.";

function tShowHide(id, show)
{
	var s = document.getElementById("desc");

	if ((s.innerHTML.length<=212 || show==1) && show!=2)
	{
		s.innerHTML = fDesc[id];
		if (document.getElementById('m1'))
			document.getElementById('m1').style.display='none';
		if (document.getElementById('m2'))
			document.getElementById('m2').style.display='none';
		if (document.getElementById('more_txt'))
			document.getElementById('more_txt').style.display='inline';
	}
	else
	{
		s.innerHTML = '';
	}
}