var fDesc=new Array();
fDesc[0] = "If you&#039;re looking for a solution to prevent corruption of the operation of devices driven by FPGA and wish to limit the amount of ground bounce present at the output, the Xilinx PlanAhead 10.1 design analysis tool&#039;s signal integrity feature may be just what you need since it provides you with a function to check limits for WASSO analysis. The program also includes PinAhead techology within its environment for assignation of I/O ports that you can import from CSV file formats for assigning to physical package pins to define the configuration of the device pins. VHDL or Verilog file formats containing ports can also be imported to populate I/O ports.<br /> <br /> To provide you with fast and efficient design solutions, you can also use the software to create floor planning constraints, implement your designs with Xilinx ISE placement and routing software, export files for external ISE implementation and import the results back into PlanAhead. The program also features IP creation and exporting Pblocks for implementation as well as RTL importing and elaboration without running syntheses and this includes an HDL Editor with crossprobing, resource estimation for design and modules. Using PlanAhead for your FPGA projects is easy with its multiviewing interface where you can display windows needed for working in such as your floor plans view window, Objects Properties view, Console view, RTL Netlist view, and your workspace view window.";

function tShowHide(id, show)
{
	var s = document.getElementById("desc");

	if ((s.innerHTML.length<=212 || show==1) && show!=2)
	{
		s.innerHTML = fDesc[id];
		if (document.getElementById('m1'))
			document.getElementById('m1').style.display='none';
		if (document.getElementById('m2'))
			document.getElementById('m2').style.display='none';
		if (document.getElementById('more_txt'))
			document.getElementById('more_txt').style.display='inline';
	}
	else
	{
		s.innerHTML = '';
	}
}