var fDesc=new Array();
fDesc[0] = "The LabVIEW FPGA IP Integration Node provides cycle accurate simulation within the LabVIEW execution environment for third party IP. In addition, the node provides a wizard interface that simply requires selecting VHDL files or a Xilinx Coregen® *.xco file. The node does not require creating wrapper code. The IP used in the IP Integration Node must use a single clock and must not have falling edge flip flops on the interface for correct co-simulation with the rest of the LabVIEW diagram.";

function tShowHide(id, show)
{
	var s = document.getElementById("desc");

	if ((s.innerHTML.length<=212 || show==1) && show!=2)
	{
		s.innerHTML = fDesc[id];
		if (document.getElementById('m1'))
			document.getElementById('m1').style.display='none';
		if (document.getElementById('m2'))
			document.getElementById('m2').style.display='none';
		if (document.getElementById('more_txt'))
			document.getElementById('more_txt').style.display='inline';
	}
	else
	{
		s.innerHTML = '';
	}
}